VIDEO DOI: https://doi.org/10.48448/2tar-b767

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 93.1-dB SFDR, 90.3-dB DR, and 1-MS/s CT Incremental Sigma-Delta Modulator Incorporating a Resistive Dual-RTZ FIR DAC

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area
technical paper

A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area

ESSCIRC ESSDERC 2021

+1Naveen VermaPeter Deaville
Peter Deaville and 3 other authors

14 September 2021

Similar lecture

A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a 10 b, 500 MS/s SAR ADC with 2 GHz RBW
technical paper

A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a 10 b, 500 MS/s SAR ADC with 2 GHz RBW

ESSCIRC ESSDERC 2021

Tetsuya Iizuka
Tetsuya Iizuka and 2 other authors

14 September 2021