VIDEO DOI: https://doi.org/10.48448/qy5h-4c90

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a 10 b, 500 MS/s SAR ADC with 2 GHz RBW

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Statistical Ab Initio Analysis of Electron Trapping Oxide Defects in the Si/SiO2 Network
technical paper

Statistical Ab Initio Analysis of Electron Trapping Oxide Defects in the Si/SiO2 Network

ESSCIRC ESSDERC 2021

+2Al-Moatasem Bellah El-SayedLukas CvitkovichChristoph Wilhelmer
Christoph Wilhelmer and 4 other authors

14 September 2021

Similar lecture

0.36mW, 52Mbps True Random Number Generator Based on a Stochastic Delta-Sigma Modulator
technical paper

0.36mW, 52Mbps True Random Number Generator Based on a Stochastic Delta-Sigma Modulator

ESSCIRC ESSDERC 2021

Arindam SanyalSanjeev T. Chandrasekaran
Sanjeev T. Chandrasekaran and 2 other authors

14 September 2021