United States

A new thermal model for GaN/GaAs FETs has been developed that provides temperature estimates of individual gate fingers. The model assists in simulating scaled transistor performance and aging quickly and accurately. It provides designers with more flexibility as thermal resistance is automatically adjusted with gate periphery and gate-to-gate spacing, including non-uniform spacing.

IRPS 2024 Main Conference

Fast, Scalable, and Highly Accurate Thermal Modeling for Use in GaN/GaAs RF Circuit Modeling Platforms

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021 
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021 
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021 
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021 
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

To access ESSCIRC ESSDERC 2021, you must pre-register for the conference.  Instructions on how to access the event will be provided directly to attendees and included on the ESSCIRC ESSDERC conference website. [Register now](https://www.esscirc-essderc2021.org/).

Please register for the ESSCIRC conference to join the event.

ESSCIRC ESSDERC 2021

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.





poster

#### Welcome to the 62nd IEEE International Reliability Physics Symposium (IRPS)! 
**The 2024 IEEE International Reliability Physics Symposium (IRPS) was held in Dallas, Texas from April 14 to 18, 2024.** 

[![](https://assets.underline.io/uploads/markdown_image/1/image/9cc005f94b4ba4a81918eb49e0a51057.png)](https://underline.io/events/446/reception)
[![](https://assets.underline.io/uploads/markdown_image/1/image/acae953ba70ae2a57eed7b0250d6dd7d.png)](https://www.irps.org/)
[![](https://assets.underline.io/uploads/markdown_image/1/image/e1806748f2fc69f825e596872a7afdfd.png)](https://drive.google.com/drive/folders/1SmhpLZD9swYxrfP0TYF6327QTIciy3tV?usp=drive_link)
 

**[IRPS 2024 eGuide](https://drive.google.com/file/d/1DHxkWbafodK_D2HlDi7lwRK7KatgBgBD/view?usp=drive_link)** 
Please save the zip file locally and click the "start.pdf" to view the file. 
 
**IRPS 2024 General Chair Welcome Message**

On behalf of the Management Committee of the IEEE International Reliability Physics Symposium (IRPS) and the IRPS Board of Directors, it gives me great pleasure to extend a warm welcome to all who are planning to attend the IRPS 2024, scheduled to take place from April 14-18, 2024, in Dallas, TX. 
Over its 62-year history, IRPS has solidified its position as the premiere conference for engineers and scientists to present new and original work in the field of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and other parts of the world, IRPS aims to deepen our understanding of reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS offers diverse opportunities for attendees to enhance their knowledge and understanding of all aspects of microelectronics reliability. It is also an outstanding chance to meet and network with reliability colleagues from around the world.

The IRPS 2024 technical activities will begin with two days of a total of twenty tutorial sessions covering a broad spectrum of emerging reliability topics beyond CMOS device, circuit and system reliability. These sessions are devoted to both newcomers as well as experts. Three reliability Year in Review (YIR) talks focusing on neuromorphic computing, dielectric breakdown in leading edge devices, and GaN technology will be provided on Monday after the tutorials.

The IRPS 2024 technical program will feature four distinguished keynote talks in the plenary sessions delivered by Prof. Shinichi Takagi from The University of Tokyo and Dr. Su Jin Ahn from Samsung on Tuesday, Dr. Rajeev Malik from IBM on Wednesday, and Dr. Sameer Pendharkar from Texas Instruments on Thursday. The technical program, organized into three parallel tracks, consists of contributed and seventeen invited papers from leaders in industry and academia. Additionally, two invited talks by recipients of paper awards from our sister conferences, European Symposium on Reliability of Electron Device Failure Physics and Analysis (ESREF) 2023 and the International Integrated Reliability Workshop (IIRW) 2023, will be given in the technical program. 

Tuesday evening will host ten workshops, offering an opportunity for in-depth, face-to-face discussions on emerging reliability challenges, including the three IRPS 2024 focus topics. A poster session will be held in the Austin Ranch outside the symposium building on Wednesday evening. Both events are sure to be lively. The IRPS 2024 and the International ESD Workshop (IEW) will be co-hosted with IEW registrants participating in both IRPS and IEW programs.

The IRPS 2024 will adopt a hybrid conference style, allowing virtual access to live oral presentations hosted by the Underline. Real-time streaming of all technical events (excluding Workshops and Posters) will be available in the US Central Timezone, providing virtual attendees with Q&A opportunities. For those virtual attendees who cannot watch the live presentations, the material will be available on demand to all attendees after the symposium. All authors will be presenting in person.

Finally, I would like to extend my extreme gratitude to our patrons, exhibitors, and all participants for their invaluable support, which makes IRPS successful. 

Please enjoy the IRPS 2024!

Koji Eriguchi, General Chair 
of 2024 IRPS Management Committee
 
**About IRPS** 
The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and all parts of the world, IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability, and to meet and network with reliability colleagues from around the world.

You need to log in with the email address you registered with. Access credentials have been sent to your email. 

Please be sure to check your spam and other email folders if you do not see an email confirmation right away.

Please log in to explore this event.

It looks like you are not registered for this event. 

To access the site please register [**here**](https://www.irps.org/registration-fees). 

Please register!

The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. 

In this work, based on detailed experimentation, we probe the physical mechanism behind the dependence of device performance and reliability on the intrinsic stress in passivation. By engineering the passivation stress to a higher compressive value, we have achieved an improved device performance in terms of 500mV positive Vth shift, enhanced DC breakdown voltage by 105V along with the improved dynamic RON performance. 

On the role of stress engineering of surface passivation in determining the device performance of AlGaN/GaN HEMTs

Cross temperature effect is a fundamental reliability concern for 3D NAND Flash memory. In this paper we explore the origin of cross temperature reliability by measuring the cell threshold voltage (Vth) distribution at different temperatures. We observe significant cell-to-cell variability in the temperature coefficients causing distribution widening. We provide a conceptual picture to model the distribution widening based on sub-threshold slope factor variation. We also discuss two system level countermeasures to minimize the cross-temperature effects.

Cross-Temperature Reliability of 3D NAND: Cell-to-Cell Variability Analysis and Countermeasure

In this work we develop a retention model of 3D NAND and: (1) show importance of the blocking oxide quality improvement and lateral migration suppression (through alternative integration schemes) as a key retention enhancer; and (2) develop a superior SiO2 with low defectivity and demonstrate a direct relationship between blocking oxide, SiO2 defectivity and data loss during retention.

Blocking oxide material engineering to improve retention loss in 3D NAND: a modeling process optimization study

In this work, we evaluate the scaling limits of inter-word line dielectrics for 3D NAND Flash devices. We test different oxide stacks by mimicking the stacked architecture using planar capacitors. We conclude that a ~17% reduction in stack height, from 24 nm to 20 nm, can be obtained by removing the High-K liner from the top and bottom of the SiO2, without compromising device reliability.

P27.MR -Exploring the Reliability Limits for the Z-Pitch Scaling of Molybdenum Inter-Word Line Oxides in 3D NAND

A novel vertical channel DRAM cell array transistor has been proposed and verified. A back gate shared by adjacent two word lines has been introduced to have both word line disturb immunity and threshold voltage controllability, while having a small foot print and corresponding scalability. The increased word line coupling has less effect on overall word line disturb immunity, by virtue of insignificant passing gate effects and reduced variability.

Effect of Back Gate on Word Line Disturb Immunity of a Vertical Channel DRAM Cell Array Transistor

Two oxidation methods to optimize the BE SiON. Molecular-mode oxidation operates in a diffusion-based manner, leading to deeper oxidation throughout the entire SiON. In contrast, radical-mode oxidation, classified as an exchange-mode process, primarily targets the SiON surface. Using our 3D AND-type NOR Flash memory, both molecular and radical oxidation techniques were applied to the BE-MANOS device for chip-level reliability study. Both molecular and radical oxidation shows obvious improvements (15-25%) on post-cycled retention performances.

Charge Loss Improvement in 3D Flash Memory by Molecular Oxidation of Tunneling Oxide

In this study, the relationship between the interface trap generation and MOSFET degradation under high voltage F-N stressing at 77 K ~ 300 K. As results, respective ΔDit and ΔIon are suppressed with decreasing temperature irrespective of the stress polarity. However, the correlation between ΔDit and ΔIon is more serious at lower temperature compared to that at higher temperature. It is inferred that the additional degradation mechanism is working at lower temperature region.

Re-consideration of Correlation between Interface and Bulk Trap Generations using Cryogenic Measurement

This paper investigates the impact of body bias (VBS) on ION degradation in SiGe-channel pMOS without Si-cap for DRAM periphery. Experimental data show SiGe-channel devices have higher ION degradation under VBS-stress. In this paper, we investigate the ION degradation mechanisms using TCAD. Narrower bandgap of SiGe-channel causes higher electric-field, resulting in higher traps at the SiGe–SiO2 interface. Different VTH SiGe-channel devices are studied to understand the impact of channel doping on electric-field inside the devices.

Body Bias Impact on ION Degradation in SiGe-Channel pMOS without Si-cap for DRAM Periphery

We investigated the RowPress (RP) effect for sub-20 nm DRAM. Single- and double-sided RP are compared with row hammer (RH). Distinct RP leakage mechanisms are identified, illuminating its different cell vulnerability in contrast to RH. AWL-induced RP results in 0 failure, whereas PWL-induced RP leads to 1 failure, demonstrating different bit-flip directionality from RH. Mechanisms behind the differences in the dependences on temperature and access pattern between RH and RP are analyzed.

Understanding the Physical Mechanism of RowPress at the Device-Level in Sub-20 nm DRAM

In this work, an efficient multi-link EM pattern was proposed to understand fabrication defects and low-percentile EM reliability modeling. Without collecting over thousand samples, proposed multi-link EM patterns successfully validated lognormal based 3-parameter at &lt;1% lifetime extrapolation based on weakest link statistics. Released EM lifetime and higher current density with efficient test time demonstrated the importance of accurate low-percentile EM reliability model by multi-link structure to enable transistor scaling in back-end-of-line process innovations.

Premium content

Downloads

Next from IRPS 2024 Main Conference

On the role of stress engineering of surface passivation in determining the device performance of AlGaN/GaN HEMTs

Similar lecture

Analysis of Gate Metal Resistance in CMOS Compatible RF GaN HEMTs