VIDEO DOI: https://doi.org/10.48448/n585-jb32

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

Impact of the Base Resistance Noise and Design of a −190-dBc/Hz FoM Bipolar Class-C VCO

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC
technical paper

A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC

ESSCIRC ESSDERC 2021

+1Chengshuo Yu
Chengshuo Yu and 3 other authors

14 September 2021

Similar lecture

A Periodically Time-Varying Inductor Applied to the Class-D VCO for Phase Noise Improvement
technical paper

A Periodically Time-Varying Inductor Applied to the Class-D VCO for Phase Noise Improvement

ESSCIRC ESSDERC 2021

Jun Yin
Jun Yin and 2 other authors

14 September 2021