VIDEO DOI: https://doi.org/10.48448/h1za-gj04

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Experimental Verification of Wandering Spur Suppression Technique in a 4.9 GHz Fractional-N Frequency Synthesizer
technical paper

Experimental Verification of Wandering Spur Suppression Technique in a 4.9 GHz Fractional-N Frequency Synthesizer

ESSCIRC ESSDERC 2021

+7Dawei Mai
Dawei Mai and 9 other authors

14 September 2021

Similar lecture

A 3.2-pW, 0.2-V Trimming-Less Voltage Reference with 1.4-mV Across-Wafer Total Accuracy
technical paper

A 3.2-pW, 0.2-V Trimming-Less Voltage Reference with 1.4-mV Across-Wafer Total Accuracy

ESSCIRC ESSDERC 2021

+3Luigi Fassio
Luigi Fassio and 5 other authors

14 September 2021