VIDEO DOI: https://doi.org/10.48448/6e9r-5k17

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 2.1 pJ/SOP 40nm SNN Accelerator Featuring On-Chip Transfer Learning Using Delta STDP

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Circuit Monitoring Across Design Life-Cycle in 28nm FD-SOI and 40nm Bulk CMOS Technologies
technical paper

Circuit Monitoring Across Design Life-Cycle in 28nm FD-SOI and 40nm Bulk CMOS Technologies

ESSCIRC ESSDERC 2021

+5Sylvain Clerc
Sylvain Clerc and 7 other authors

14 September 2021

Similar lecture

Processing-In-Memory-Based On-Chip Learning with Spike-Time-Dependent Plasticity in 65-nm CMOS
technical paper

Processing-In-Memory-Based On-Chip Learning with Spike-Time-Dependent Plasticity in 65-nm CMOS

ESSCIRC ESSDERC 2021

+2Daehyun Kim
Daehyun Kim and 4 other authors

14 September 2021