VIDEO DOI: https://doi.org/10.48448/wa85-d012

keynote

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

Digital PLLs: the Modern Timing Reference for Radar and Communication Systems

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A 10-Core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing Over a Wide Voltage and Temperature Range
technical paper

A 10-Core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing Over a Wide Voltage and Temperature Range

ESSCIRC ESSDERC 2021

+3Thomas Benz
Thomas Benz and 5 other authors

14 September 2021

Similar lecture

A 22–31 GHz Bidirectional 5G Transceiver Front-End in 28 nm CMOS
technical paper

A 22–31 GHz Bidirectional 5G Transceiver Front-End in 28 nm CMOS

ESSCIRC ESSDERC 2021

+3Matteo BassiDavide Manente
Davide Manente and 5 other authors

14 September 2021