VIDEO DOI: https://doi.org/10.48448/sj4n-0e91

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Vertically Replaceable Memory Block Architecture for Stacked DRAM Systems by Wafer-on-Wafer (WOW) Technology
technical paper

Vertically Replaceable Memory Block Architecture for Stacked DRAM Systems by Wafer-on-Wafer (WOW) Technology

ESSCIRC ESSDERC 2021

+3Shinji Sugatani
Shinji Sugatani and 5 other authors

14 September 2021

Similar lecture

A 1.67-GSps Ti 10-Bit Ping-Pong SAR ADC with 51-dB SNDR in 16-nm FinFET
technical paper

A 1.67-GSps Ti 10-Bit Ping-Pong SAR ADC with 51-dB SNDR in 16-nm FinFET

ESSCIRC ESSDERC 2021

+3Jan Craninckx
Davide Dermit and 5 other authors

14 September 2021