VIDEO DOI: https://doi.org/10.48448/q1ca-8903

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 1 Mbit Fully Logic-Compatible 3T Gain-Cell Embedded DRAM in 16nm FinFET

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-Thermal Drain Voltage Stabilization and Frequency Locked Loop
technical paper

A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-Thermal Drain Voltage Stabilization and Frequency Locked Loop

ESSCIRC ESSDERC 2021

Kenichi OkadaTeruki Someya
Teruki Someya and 2 other authors

14 September 2021

Similar lecture

A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC
technical paper

A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC

ESSCIRC ESSDERC 2021

+1Chengshuo Yu
Chengshuo Yu and 3 other authors

14 September 2021